Introduction
Hafnium-based dielectrics are being widely investigated as potential candidates for the gate dielectric in advanced gate stacks. Significant progress has been made in fabricating high-gate stack transistors meeting ITRS requirements for low equivalent oxide thickness (1.0 nm), low leakage current (1-10 A/cm 2 ) and high mobility (90% of SiO 2 ) [1] . Performance improvements were achieved via precise engineering of the gate stack resulting in reduced charge trapping and enhanced carrier mobility, although bias temperature instability (BTI) still remains an issue affecting device life time [2] .
Specific features of high-gate stacks, in particular, its multi-layer structure and high density of as-grown structural defects in the transition metal oxides [3] complicates the evaluation of their intrinsic electrical characteristics and reliability. Pre-existing defects, some representing electron traps, give rise to the fast transient charging (FTC) phenomenon [4] , which is shown to cause threshold voltage instability and mobility degradation [5] . The presence of the SiO 2 layer at the interface between the hafniumbased dielectric and the substrate, the properties of which can be affected by the specifics of the gate stack fabrication process, makes it more difficult to identify the location and origin of the stress-generated fixed charges and electron/hole traps. Therefore, correct assessments of the advanced gate stack properties call for both novel measurement techniques, such as pulsed current-voltage (I-V) measurements [6] [7] [8] [9] , as well as thorough analysis and careful data interpretation of conventional electrical characterization techniques, in particular frequency-dependent charge pumping, DCIV, and TDDB. In this work, we provide an overview of various techniques with respect to their application to high-gate stack characterization.
Experiment
To evaluate the reliability of high-gate stacks, one needs to deconvolute the contribution to instability of the device's electrical characteristics from the pre-existing electron traps and stress-generated traps [4, 10, 11] . Moreover, assessing the reliability of high-films in a multi-layer gate stack requires delineation of the contributions to trap generation from the interfacial SiO 2 layer and high-layer. Therefore, the proper set of gate stack samples combined with adequate characterization techniques and data interpretations is necessary to assess the intrinsic reliability of high-devices [12] .
High-gate dielectric transistors were fabricated using a standard CMOS process with a 1000 C/10 sec dopant activation anneal. High-gate stack structures are comprised of two layers -an interfacial SiO2 layer (IL), which helps to maintain device performance, and a high-dielectric layer
To study the specific properties of high-gate stack structures, new measurement methodologies are required such as pulsed current-voltage (I-V) measurements [6] [7] [8] [9] 13] for charge trapping and bias temperature instability (BTI) evaluation [14, 15] , as well as a thorough analysis and careful data interpretation of the conventional electrical characterization techniques applied to high-systems, in particular frequency-dependent charge pumping and direct-current current-voltage (DCIV) measurements. These techniques can be used as monitors of degradation during constant voltage stress.
Results and Discussion

Pulse-based Characterization
The high-gate stack structure introduces new characterization challenges due to the fast transient charging effect (FTCE) [16] . This phenomenon is schematically represented in Fig. 1 . Substrate-injected electrons tunnel through the interfacial layer (IL) and get trapped in pre-existing electron trap defect sites in high-dielectrics, which causes threshold voltage instability [6, 10, 17, 18] and degrades device performance [5, 8, [19] [20] [21] [22] . The inset illustrates the important time constants of the FTCE where the charging time, t p (sum t r and pulse width) must be much less than c , which represents the onset of electron trapping in the high-bulk, in order to obtain trap-free characteristics.
To study the intrinsic parameters of high-gate stacks (i.e., "trapping-free" characteristics), measurements must be faster than the characteristic charge trapping/detrapping times. Because conventional DC measurement techniques are not fast enough to avoid FTC, the pulsed I-V measurement was introduced [6] [7] [8] [9] . This technique uses a single stage inverter circuitry to apply a fast pulse to the gate. A digital oscilloscope is used to measure the voltages at the gate (V g ) and drain (V d ) terminals through channels 1 and 2, respectively, and the drain current (I d ) is calculated by measuring the change of the voltage drop across the load resistance (Z L ) [6, 8] , as shown in Figure 2 , inset. Fig. 2 shows an example of the pulsed I d -V g /I d -Time measurement on high-illustrating the impact of charging on the pulse width time where I d degrades at the conditions shown. The shift between the I d -V g curves generated by the up (rise time, t r ) and down (fall time, t f ) swing of the V g pulse (Fig. 2a) reflects the effect of charge trapping (i.e., I d degradation, Fig. 2b ), thereby providing the threshold voltage shift ( V t ). Fig. 1 . Illustration of the fast transient charging effect (FTCE) where substrate-injected electrons (nMOS inversion) are injected into pre-existing defects in the high-layer. Inset: important time constants in FTC where t p (sum t r and pulse width) must be much less than c , which represents the onset of electron trapping into the high-bulk, to obtain trap-free characteristics. Conducting pulsed I d -V g measurements to extract V t (Fig. 2a) requires extreme care. The V th caused by charge trapping during the single pulse measurement can be calculated either from the decrease of I d (t) ( I d ) during the pulse width or from the I d -V g hysteresis. In either case, the measurement should be fast enough that there is no charging during the trapping-free portion (i.e., t r segment) of the pulse measurement. Fig  4 illustrates , that even though a pulse measurement was employed, there is charging on relatively slow rise times since the extracted I d current lower compared to faster rise time results. This would obviously underestimate the amount of charge trapping that is actually occurring. In addition, the hysteresis of the I d -V g curve in a single pulse measurement could be caused not only by charge trapping in the high-dielectric stack, but also by the propagation delay of the electrical signals between the two channels of the oscilloscope. Using too large of a device could introduce displacement current which also leads to erroneous results [9] .
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By using a I d decrease ( I d ) as in Fig. 2b , the corresponding effective V t increase responsible for such degradation of the drain current can be calculated for high-gate stacks without the need to compensate for propagation delay. The calculation of the threshold voltage shift was carried out as in [5, 23] ,
where I d is the I d degradation between the start and end of the V g pulse width, I d is the maximum I d before transient charging takes place, V g is the pulse amplitude applied to the gate, and V t is the threshold voltage. The approximation used in Eq. (1) is applicable when there is no significant mobility decrease due to a high vertical field in the channel caused by high gate bias (i.e., when V g is so high that the slope of the I d (V g ) curve decreases significantly from its maximum value corresponding to maximum transconductance, g m,max ). Another approach, which uses the pulsed I d -V g hysteresis, effectively negates the propagation delay by intentionally introducing a phase delay time between the two channels of the oscilloscope. To obtain the accurate phase delay time to compensate for the propagation delay, I d -V g curves generated by "short" and "long" triangle pulses with equal rise and fall times, should be compared (Fig. 5) . Three different phase delay times ranging from zero to 20 ns were used in both short (thick curves) and long (thin curves) pulses. It can be seen that the I d -V g curves generated by the short pulses are strongly affected by the phase delay times and result in different I d -V g hysteresis values. On the other hand, the complete overlap of the long pulse curves obtained with different delay times indicates that the phase delay times in the ns range have no effect on the pulse in the s range. Therefore, by varying the phase delay time in the short pulse measurement to match the I d -V g curves of the short and long pulses within the voltage range for V g less than V t (where no FTCE takes place), the correct phase delay time that compensates the signal delay due to different propagation paths for the given pulse measurement setup can be determined. 
Pulse-based BTI Characterization
Fast relaxation has a significant impact on the conventional DC-based "stress and sense" measurements used for the bias temperature instability (BTI) evaluation. Ultimately, when constant voltage stress (CVS) is interrupted to perform sensing I d -V g measurements, fast charge relaxation may occur resulting in underestimating V t shifts. A promising approach with no measurement interruption, which minimizes the effect of relaxation, uses pulsed I d -V g in conjunction with CVS [24] . Fig. 6 shows plots of the V th vs. stress time for 1 s pulse time and the conventional DC approach. V th measured by the pulsed measurements is usually higher due to less charge detrapping (relaxation). Moreover, this data demonstrates that the power law exponent value, which is used for the device life time evaluation, is affected strongly by the relaxation time (ref).
Several measurement methodologies have been developed to address fast BTI relaxation in conventional SiO 2 , SiON, and high-gate stacks [14, 15, 25] . Figure 7 schematically compares stress-sense schemes using stress-interrupted DC I d -V g and single pulse methods to on-the-fly methods. Figure 8 compares the stress time ECS Transactions, 11 (4) 335-346 (2007) dependence of the V t measured using the conventional stress-interrupted DC I d -V g , single pulse I d -V g , and on-the-fly methods at different bias conditions. The V t (t) dependence obtained using the conventional stress-interrupted DC I d -V g and single pulse I d -V g methods exhibit different slopes that leads to different lifetime projections [26] .
To correlate V t instability measured using different methods, it is necessary to discuss the charge trapping mechanisms in high-nMOSFETs. It has been suggested that charge trapping in high-devices under stress occurs through a two-step (i.e., fast and slow) process [10] . It has been demonstrated that the fast trapping process, with the characteristic time of about 100 s, is temperature independent, implying that the preexisting traps are filled via the resonant capture of the tunneling electron injected from the substrate. The trapped charges are then redistributed to the available traps through a much slower hopping process that is assisted by temperature and applied field [10, 26] . Relaxation exhibits a similar two-step (fast and slow) characteristics as follows from the pulse-based measurements [26] .
Built on this understanding, a practical method for eliminating the major contribution to the V t relaxation was proposed, in which the V t value due to fast transient charging is subtracted from the total measured V t (t). Since the initial V t (t=1s) shift is dominated by the fast transient charging process (see Figure #) , for practical purposes we subtract the V t (t=1s) value measured after 1 second stress from all the V t (t) values: V t '(t) V t (t) -V t (t = 1s). The V t '(t) dependences in Figure 8 measured by the different techniques were recalculated using this analysis method and replotted in Figure 9 . The V t '(t) curves in Figure 9 exhibit identical time dependence for data obtained by the techniques with different characteristic relaxation times. This intrinsic time dependence, which is independent from the measurement technique, is attributed exclusively to a slow charge trapping process [10, 26] .
Direct-Current Current-Voltage (DCIV)
Another technique that can be used in BTI characterization is the DCIV technique [27] [28] [29] [30] . In the DCIV measurements, a MOS transistor is configured to operate as a bipolar junction transistor through a forward-biased source/body or drain/body junction to inject the minority carriers under the gate (Fig. 10) . The body (base) current, I B , is typically plotted vs. the gate voltage (Fig. 11) . A peak value I B-pk = I B -I B-baseline at V G = V GB-pk , when the recombination rate at the silicon substrate/dielectric interface is at a maximum, can provide the interface trap density. In addition, the base current peak shift with stress gives the total net dielectric trapped charge vs. stress time.
The intrinsic time dependence can be obtained by subtracting the V t shift after one second of stress from all the subsequent data, but one can also use the appropriate length of time [31] ??? to further negate the effects of relaxation to obtain a more accurate extraction of the power law exponent, n, which is used to estimate device lifetime.
This approach was implemented in BTI study on various high-gate stacks using DC I d -V g or the DC current-voltage (DCIV) technique as the sense measurements [30] . Analysis of BTI characteristics for nMOS (PBTI) and pMOS (NBTI) devices with HfO 2 thickness values of 2 nm and 3 nm shows that PBTI in thick nMOS devices is greater due to a larger contribution by the trapped charges (Fig 12) . A noticeable increase in NBTI slope in 2 nm HfO 2 devices points to a change of the primary contribution to V t degradation from the bulk to interface charges. Further analysis in [30] demonstrated that NBTI shows a greater increase with temperature, and decreases less with highthickness. These key results show that in thinner high-films, the IL-related contribution to the V t instability tends to increase since the bulk charging is reduced. Therefore, NBTI becomes more dominant comparing to PBTI. In addition, a fast transient charging also occurred during the NBTI stress; as discussed above, this fast contribution should be removed from the time dependence of V t shift (i.e., removal of V t at t = 1 s from all data) in order to obtain a correct long-term stress degradation rate. This resulted in a higher n value, which, obviously, leads to a significant reduction of the projected device lifetime [30] .
Further NBTI investigation by DCIV demonstrated that high-gate stacks exhibit greater initial interface state generation than an SiO 2 control stack. This initial increase was attributed to breaking weak bonds created by the interaction between the overlying high-layer on the IL [32] . With the removal of this fast initial component (i.e., removal of D it at t = 1 s from all data), the extracted slope was quite close to the one obtained on the SiO2 samples and to the theoretical value of 1/6 expected within the framework of the reaction-diffusion model. Fig. 16 . Example of CP N t data vs. probing depth before and after a stress + discharge sequence. As depth increases, trap generation is detected. Fig. 17 . Cross-section TEM image of a novel gate stack process in which the IL was significantly reduced.
Charge Pumping (CP)
Charge pumping (CP) has been a widely accepted technique to study interface traps in the Si/SiO 2 system. In conventional SiO 2 -based dielectrics, CP measures the interface trap density (N it ) at the interface with the silicon substrate. When performing CP measurements, the source and drain are usually grounded or have a small reverse bias applied. Periodic pulses are applied to the gate, driving the channel region into inversion and accumulation conditions periodically [33] . A dc CP current measured from the substrate is attributed to the recombination of trapped electrons and holes. It has been previously shown that as the CP frequency is reduced, electrically active traps farther away from the dielectric/substrate interface can be detected in high-gate stacks [6, 34, 35] .
This CP approach was implemented with CVS to study trap generation. To circumvent the artifacts caused by fast relaxation while trying to separate trap generation from the fast transient filling and emptying of pre-existing traps, a "discharge" step after the CVS was introduced to empty the traps before each CP measurement [12, 36, 37] . When a discharge (negative DC bias for 10 sec for nMOS) is done before a "sense" measurement such as fixed-amplitude, fixed-base CP with a frequency sweep (typically in the range of 2 MHz to 2 kHz), any deviation from the pre-stress trap density values can be attributed to actual trap generation over stress time.
An example is shown in Fig. 13 for a 300 sec CVS/discharge/CP cycle that was repeated several times. A negative DC bias for 10 sec ("discharge") was applied immediately prior to CP measurements during each stress interruption. The density of the traps sensed at lower frequencies is seen to increase after the stress, while only a very small increase is detected at higher frequencies (Fig. 13 ). This suggests an apparent trap generation farther away from the interface with the Si substrate [36] [37] [38] [39] [40] [41] .
Because it is important to know the location in space and energy of the traps detected when using frequency dependent CP, the process has been modeled for the typical measurement conditions used herein (ref). The calculated probability of measuring I cp as a function of depth for a given amplitude of 1.4 V and a frequency of 2 kHz is shown in the 3-D diagram (inset, Fig. 14) [42] . The results in Fig. 14 indicate that a probing depth of up to ~1.25 nm could be achieved at low frequencies. This depth roughly corresponds to the thickness of the interfacial SiO 2 layer with a starting thickness of 1.1 nm (the final effective thickness is higher due to significant roughness of the high-/IL interface [43] ). Therefore, the charge pumping spatial and energy depth profile superimposed on the gate stack band diagram clearly shows that the stress-generated traps sensed by CP are the bandgap traps, mostly confined within the IL and IL/high-interface region, not the fast transient bulk high-traps responsible for the V t instability (Fig. 14) . These results point to more effective trap generation in the IL closer to the high-dielectric [12] .
A novel gate stack process, which significantly reduces the IL thickness ( Fig. 15 ) and places the high-layer in closer proximity to the substrate interface, allowing access to the high-layer during CP, were subjected to the low voltage stress/CP measurements (ref). There is no detectable stress-induced trap generation in this gate stack, Fig. 16 , which is consistent with the proposed model of trap generation primarily within the interfacial layer since the bond formed by the d-electrons in the high-materials are expected to be very stable [44] . (Fig. 6) demonstrates a similar trend of a slowing generation rate with stress time (Fig. 5) . This suggests that the trap generation occurs at "precursor" defects, in which the density in the IL increases towards the interface with the HfO 2 (since the overall values increase as the CP measurement depth is increased).
Breakdown/Wear-out Characterization Under "high" voltage CVS, stress-induced degradation of the dielectric stack may originate from defect generation in both the high-and SiO 2 layers, in which degradation is expected to be controlled by different mechanisms. A failure to separate contributions from the high-layer and IL may lead to an erroneous projection of reliability. Therefore, monitoring gate current under CVS conditions with interspersed sense measurements ECS Transactions, 11 (4) 335-346 (2007) such as SILC or CP, can help characterize the location of the degradation during stress [45] .
During the initial CVS stage, the stress current may decrease due to electron trapping in pre-existing traps of the high-k film (V t increased). After initial trapping, soft BD (SBD) events can occur evolving to progressive breakdown (PBD) and hard breakdown (HBD), Fig. 18 . To characterize these phenomena, stress can be interrupted for SILC sense measurements throughout the degradation process with incremental compliance adjustments to hinder "runaway" breakdown and still allow "sense" monitoring (Fig. 19) .
To understand the dynamics of the BD process, the differential resistance R diff (V g ), Fig. 3 , and the slope of the differential resistance, S Rdiff (for consistency, at a fixed V g =1.5V) were calculated from the SILC data. For pure ohmic conductance, R diff (V g ) = Const (i.e., S Rdiff =0), and, therefore, the slope value S Rdiff 0 can be used as a figure of merit of ohmic vs. non-ohmic (tunneling, hopping) conductance [45] . In an effort to determine the physical origin of degradation that ultimately leads to breakdown, stress with CP methodology mentioned above was also done.
Similar growth rates of SILC and N t , observed for each gate stack of a given highthicknesses in Fig. 20a and b, respectively, indicate that their growth is most likely driven by the same underlying physical cause (i.e., by the same defects). Since the N t stress time dependency was similar for CP, which probe traps within the interfacial layer [42] , one may conclude that the N t values correspond to the traps generated primarily within IL. Higher density of traps in IL with closer proximity to high-was reported to be caused by high-/IL interaction [12, 32] . Therefore, the strong correlation of SILC to N t suggests that SILC is mostly controlled by IL degradation. Since leakage current evolution, including BD evens, correlates with SILC (in particular with to S Rdiff and R diff ), this, in turn, suggests that BD is triggered by the degradation of the IL.
Conclusion
Various characterization techniques such as pulsed I-V, charge pumping, and DCIV, in conjunction with thorough analysis and careful data interpretation, have effectively enabled the separation of pre-existing defects that serve as fast transient charging and discharging sites from defects generated by stress. In addition, the ability to distinguish among electrically active bulk high-traps, silicon substrate interface traps, and interfacial layer traps has also been demonstrated. The above results present the examples of the application of novel characterization approaches to effectively evaluate the properties high-gate stack devices.
